Regviz

Silicon Labs /Series0 /EZR32WG /EZR32WG230F256R68 /DAC0 /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/Series0/EZR32WG/EZR32WG230F256R68/DAC0/CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DIFF)DIFF 0 (SINEMODE)SINEMODE 0 (CONTINUOUS)CONVMODE 0 (DISABLE)OUTMODE 0 (OUTENPRS)OUTENPRS 0 (CH0PRESCRST)CH0PRESCRST 0 (1V25)REFSEL 0 (NODIVISION)PRESC0 (8CYCLES)REFRSEL

OUTMODE=DISABLE, PRESC=NODIVISION, REFRSEL=8CYCLES, CONVMODE=CONTINUOUS, REFSEL=1V25

Description

Control Register

Fields

DIFF

Differential Mode
SINEMODE

Sine Mode
CONVMODE

Conversion Mode

0 (CONTINUOUS): DAC is set in continuous mode

1 (SAMPLEHOLD): DAC is set in sample/hold mode

2 (SAMPLEOFF): DAC is set in sample/shut off mode
OUTMODE

Output Mode

0 (DISABLE): DAC output to pin and ADC disabled

1 (PIN): DAC output to pin enabled. DAC output to ADC and ACMP disabled

2 (ADC): DAC output to pin disabled. DAC output to ADC and ACMP enabled

3 (PINADC): DAC output to pin, ADC, and ACMP enabled
OUTENPRS

PRS Controlled Output Enable
CH0PRESCRST

Channel 0 Start Reset Prescaler
REFSEL

Reference Selection

0 (1V25): Internal 1.25 V bandgap reference

1 (2V5): Internal 2.5 V bandgap reference

2 (VDD): VDD reference
PRESC

Prescaler Setting

0 (NODIVISION): undefined
REFRSEL

Refresh Interval Select

0 (8CYCLES): All channels with enabled refresh are refreshed every 8 prescaled cycles

1 (16CYCLES): All channels with enabled refresh are refreshed every 16 prescaled cycles

2 (32CYCLES): All channels with enabled refresh are refreshed every 32 prescaled cycles

3 (64CYCLES): All channels with enabled refresh are refreshed every 64 prescaled cycles

Links

()

Register License

  • SPDX-License-Identifier: Zlib
  • The licensor of this software is Silicon Laboratories Inc.
  • This software is provided ‘as-is’, without any express or implied
  • warranty. In no event will the authors be held liable for any damages
  • arising from the use of this software.
  • Permission is granted to anyone to use this software for any purpose,
  • including commercial applications, and to alter it and redistribute it
  • freely, subject to the following restrictions:
    1. The origin of this software must not be misrepresented; you must not
  • claim that you wrote the original software. If you use this software
  • in a product, an acknowledgment in the product documentation would be
  • appreciated but is not required.
    1. Altered source versions must be plainly marked as such, and must not be
  • misrepresented as being the original software.
    1. This notice may not be removed or altered from any source distribution.
 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data